
R
Detailed Description
Figure 2-7 and Figure 2-8 show the MII and RMII interfaces. Functional differences are
shown in bold text to indicate the behavior of the signals on each interface.
FPGA
PHY_TXCLK
PHY_TXER
PHY_TXCTL_ TXEN
PHY_TXD[ 3 :0]
PHY_RXCLK
PHY_RXER
PHY_RXCTL_ RXDV
PHY_RXD[ 3 :0]
PHY_RE S ET
PHY_INT
PHY_MDC
PHY_MDIO
PHY (U60)
UG0 8 5_07_111505
FPGA
Figure 2-7:
MII Interface
PHY (U60)
PHY_GTXCLK
PHY_ TXCTL _TXEN
PHY_TXD[ 3 :0]
PHY_RXCLK
PHY_ RXCTL _RXDV
PHY_RXD[ 3 :0]
PHY_RE S ET
PHY_INT
PHY_MDC
PHY_MDIO
UG0 8 5_0 8 _111 8 05
Figure 2-8:
RGMII Interface
ML410 Embedded Development Platform
UG085 (v1.7.2) December 11, 2008
39